System-on-a-Chip Verification: Methodology and Techniques

This title is printed to order. This book may have been self-published. If so, we cannot guarantee the quality of the content. In the main most books will have gone through the editing process however some may not. We therefore suggest that you be aware of this before ordering this book. If in doubt check either the author or publisher’s details as we are unable to accept any returns unless they are faulty. Please contact us if you have any questions.

This text covers verification strategies and methodologies for SOC verification from system level verification to the design sign-off. The topics covered include: introduction to the SOC design and verification aspects, system level verification in brief, block level verification, analog/mixed signal simulation, simulation, HW/SW Co-verification, static netlist verification, physical verification, and design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application.